



**DC CHARACTERISTICS**

Symbol	Parameter	Min	Max	Unit	Test Condition
V <sub>IL</sub> C	Clock Input Low Voltage	-0.3 <sup>a</sup>	+0.45 <sup>a</sup>	V	
V <sub>IH</sub> C	Clock Input High Voltage	V <sub>CC</sub> - 0.6 <sup>a</sup>	+5.5 <sup>a</sup>	V	
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>a</sup>	+0.8 <sup>a</sup>	V	
V <sub>IH</sub>	Input High Voltage	+2.0 <sup>a</sup>	+5.5 <sup>a</sup>	V	
V <sub>OL</sub>	Output Low Voltage		+0.4 <sup>a</sup>	V	I <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	Output High Voltage	+2.4 <sup>a</sup>		V	I <sub>OH</sub> = -250 μA
I <sub>I</sub>	Input/3-State Output Leakage Current	-10 <sup>b</sup>	+10 <sup>b</sup>	μA	0.4 < V <sub>IN</sub> < 2.4V
I <sub>IPB</sub>	R <sub>I</sub> Pin Leakage Current	-40 <sup>b</sup>	+10 <sup>b</sup>	μA	0.4 < V <sub>IN</sub> < 2.4V
I <sub>CC</sub>	Power Supply Current		100 <sup>b</sup>	mA	

V<sub>L</sub> = 0°C to 70°C; V<sub>CC</sub> = -0.5 V<sub>CC</sub>


- a Tested
- b Guaranteed by Design
- c Guaranteed by Characterization

**AC CHARACTERISTICS\***

Number	Symbol	Parameter	Z80-4 DART		Z80-6 DART	
			Min	Max	Min	Max
1	T <sub>cC</sub>	Clock Cycle Time	250 <sup>a</sup>	4000 <sup>a</sup>	165 <sup>a</sup>	4000 <sup>a</sup>
2	T <sub>wCh</sub>	Clock Width (High)	105 <sup>a</sup>	2000 <sup>a</sup>	70 <sup>a</sup>	2000 <sup>a</sup>
3	T <sub>fC</sub>	Clock Fall Time		30 <sup>a</sup>		15 <sup>a</sup>
4	T <sub>rC</sub>	Clock Rise Time		30 <sup>a</sup>		15 <sup>a</sup>
5	T <sub>wCl</sub>	Clock Width (Low)	105 <sup>a</sup>	2000 <sup>a</sup>	70 <sup>a</sup>	2000 <sup>a</sup>
6	T <sub>sAD(C)</sub>	CE, C/Σ, B/A to Clock ↑ Setup Time	145 <sup>b</sup>		80 <sup>b</sup>	
7	T <sub>sCS(C)</sub>	IORC, RD to Clock ↑ Setup Time	115 <sup>b</sup>		80 <sup>b</sup>	
8	T <sub>dC(DO)</sub>	Clock ↑ to Data Out Delay		220 <sup>b</sup>		150 <sup>b</sup>
9	T <sub>dC(C)</sub>	Data In to Clock ↑ Setup (Write or M1 Cycle)	50 <sup>b</sup>		30 <sup>b</sup>	
10	T <sub>dRD(DOz)</sub>	RD ↑ to Data Out Float Delay		110 <sup>c</sup>		90 <sup>c</sup>
11	T <sub>dO(DOz)</sub>	IORC ↓ to Data Out Delay (NTACK Cycle)		180 <sup>c</sup>		100 <sup>c</sup>
12	T <sub>sM1(C)</sub>	M1 to Clock ↑ Setup Time	90 <sup>b</sup>		75 <sup>b</sup>	
13	T <sub>sIE(EO)</sub>	IE1 to IORC ↓ Setup Time (NTACK Cycle)	140 <sup>c</sup>		120 <sup>c</sup>	
14	T <sub>dM1(EO)</sub>	M1 ↓ to EO ↓ Delay (interrupt before M1)		180 <sup>c</sup>		180 <sup>c</sup>
15	T <sub>dIE(EOz)</sub>	IE1 ↑ to EO ↓ Delay (after ED decode)		100 <sup>c</sup>		70 <sup>c</sup>
16	T <sub>dIE(EOz)</sub>	IE1 ↓ to EO ↓ Delay		100 <sup>b</sup>		70 <sup>b</sup>
17	T <sub>dC(NT)</sub>	Clock ↑ to INT ↓ Delay		200 <sup>b</sup>		150 <sup>b</sup>
18	T <sub>dC(WRRW)</sub>	IORC ↓ or CE ↓ to W/RDY ↓ Delay (Wait Mode)		210 <sup>c</sup>		175 <sup>c</sup>
19	T <sub>dC(WRR)</sub>	Clock ↑ to W/RDY ↓ Delay (Ready Mode)		120 <sup>b</sup>		100 <sup>c</sup>
20	T <sub>dC(WRRz)</sub>	Clock ↓ to W/RDY Float Delay (Wait Mode)		130 <sup>c</sup>		110 <sup>c</sup>

\*Units in nanoseconds (ns).

- a Tested
- b Guaranteed by Design
- c Guaranteed by Characterization



**AC CHARACTERISTICS (Continued)**

Number	Symbol	Parameter	Z80-4 DART		Z80-6 DART		Notes*
			Min	Max	Min	Max	
1	T <sub>wPh</sub>	Pulse Width (High)	200 <sup>c</sup>		200 <sup>c</sup>		2
2	T <sub>wPl</sub>	Pulse Width (Low)	200 <sup>c</sup>		200 <sup>c</sup>		2
3	T <sub>cTc</sub>	ΣC Cycle Time	400 <sup>c</sup>	∞ <sup>c</sup>	330 <sup>c</sup>	∞ <sup>c</sup>	2
4	T <sub>wTcL</sub>	ΣC Width (Low)	180 <sup>c</sup>	∞ <sup>c</sup>	100 <sup>c</sup>	∞ <sup>c</sup>	2
5	T <sub>wTcH</sub>	ΣC Width (High)	180 <sup>c</sup>	∞ <sup>c</sup>	100 <sup>c</sup>	∞ <sup>c</sup>	2
6	T <sub>dTc(TxD)</sub>	ΣC ↓ to TxD Delay		300 <sup>b</sup>		220 <sup>b</sup>	2
7	T <sub>dTc(WRR)</sub>	ΣC ↓ to W/RDY ↓ Delay (Ready Mode)	5 <sup>c</sup>	9 <sup>c</sup>	5 <sup>c</sup>	9 <sup>c</sup>	1
8	T <sub>dTc(INT)</sub>	ΣC ↓ to INT ↓ Delay	5 <sup>c</sup>	9 <sup>c</sup>	5 <sup>c</sup>	9 <sup>c</sup>	1
9	T <sub>cRxC</sub>	RxC Cycle Time	400 <sup>c</sup>	∞ <sup>c</sup>	330 <sup>c</sup>	∞ <sup>c</sup>	2
10	T <sub>wRxC</sub>	RxC Width (Low)	180 <sup>c</sup>	∞ <sup>c</sup>	100 <sup>c</sup>	∞ <sup>c</sup>	2
11	T <sub>wRxC</sub>	RxC Width (High)	180 <sup>c</sup>	∞ <sup>c</sup>	100 <sup>c</sup>	∞ <sup>c</sup>	2
12	T <sub>sRxD(RxC)</sub>	RxD to RxC ↑ Setup Time (x1 Mode)	0 <sup>c</sup>		0 <sup>c</sup>		2
13	T <sub>hRxD(RxC)</sub>	RxD Hold Time (x1 Mode)	140 <sup>c</sup>		100 <sup>c</sup>		2
14	T <sub>dRxC(WRR)</sub>	RxC ↑ to W/RDY ↓ Delay (Ready Mode)	10 <sup>c</sup>	13 <sup>c</sup>	10 <sup>c</sup>	13 <sup>c</sup>	1
15	T <sub>dRxC(INT)</sub>	RxC ↑ to INT ↓ Delay	10 <sup>c</sup>	13 <sup>c</sup>	10 <sup>c</sup>	13 <sup>c</sup>	1

\* In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.

1 Units equal to System Clock Periods.

2 Units in nanoseconds (ns).

- a Tested
- b Guaranteed by Design
- c Guaranteed by Characterization